Ultra Low Power MUX Based Compressors for Wallace and Dadda Multipliers in Sub-threshold Regime
نویسندگان
چکیده
منابع مشابه
Low Power BIST for Wallace Tree-Based Fast Multipliers
The low power as a feature of a BIST scheme is a significant target due to quality as well as cost related issues. In this paper we examine the testability of multipliers based on Booth encoding and Wallace tree summation of the partial products and we present a methodology for deriving a low power Built In Self Test (BIST) scheme for them. We propose several design rules for designing the Wall...
متن کاملSub-threshold Circuit Design Techniques for Ultra Low-Power Logic
With CMOS technology being scaled to ever smaller dimensions to achieve higher performance and integration levels, power dissipation has become a major concern in modern VLSI designs. Sub-threshold circuits have gained a lot of importance due to ultra low-power consumption. The paper reviews the sub-threshold circuit design. Various body-biasing schemes and logic families for performance enhanc...
متن کاملSub-threshold Logic for Ultra-Low Power Consumption
In the ultra low power end of design spectrum when performance is of secondary importance, digital subthreshold logic circuits are more applicable than the regular MOS logic. In this paper, we propose two different subthreshold logic families: 1) variable threshold voltage subthreshold CMOS (VT-Sub-CMOS) and 2) subthreshold dynamic threshold voltage MOS (SubDTMOS) logic. Both these logic famili...
متن کاملSub-threshold Design for Ultra Low-Power Systems
Many people are trying to be smarter every day. How's about you? There are many ways to evoke this case you can find knowledge and lesson everywhere you want. However, it will involve you to get what call as the preferred thing. When you need this kind of sources, the following book can be a great choice. sub threshold design for ultra low power systems integrated circuits and systems is the PD...
متن کاملHigh Speed and Low Power Implementation of FIR Filter Design using DADDA & WALLACE Tree Multiplier
The most area consuming arithmetic operations in high-performance circuit’s Finite Impulse Response (FIR) multiplication is one. We are using different types of multipliers to reducing the cost of effective parameters in FIR filter design. We use only truncated multipliers in design, by using these multipliers we consume some more area and power, and ineffective results in transposed form. The ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: American Journal of Engineering and Applied Sciences
سال: 2015
ISSN: 1941-7020
DOI: 10.3844/ajeassp.2015.702.716